AI Summary
Powered by ClaudeKey responsibilities: Implement scan insertion, ATPG, Memory BIST, JTAG/IJTAG, and fault simulation flows. Core Knowledge: Hierarchical scan, ATPG, Memory BIST, JTAG/IJTAG, fault simulation, silicon debug, gate-level verification.
Job description
Key responsibilities: Implement scan insertion, ATPG, Memory BIST, JTAG/IJTAG, and fault simulation flows. Core Knowledge: Hierarchical scan, ATPG, Memory BIST, JTAG/IJTAG, fault simulation, silicon debug, gate-level verification.
Get a weekly digest of similar roles
Save this search for Senior/Staff DFT Engineer - Axelera AI in Reino Unido and get the strongest matches every week.
Privacy-first. Unsubscribe anytime.